1. Identity statement | |
Reference Type | Report |
Site | mtc-m16.sid.inpe.br |
Holder Code | isadg {BR SPINPE} ibi 8JMKD3MGPCW/3DT298S |
Repository | sid.inpe.br/jeferson/2003/11.19.16.19 |
Last Update | 2003:11.20.02.00.00 (UTC) administrator |
Metadata Repository | sid.inpe.br/jeferson/2003/11.19.16.19.24 |
Metadata Last Update | 2018:06.05.01.20.28 (UTC) administrator |
Report Number | INPE-10103-RPQ/750 |
Citation Key | Magalhães:2003:CoDeSw |
Title | Compensation design for switching power supply in buck topology and voltage mode control |
Project | CBD0C0 |
Year | 2003 |
Secondary Date | 20031017 |
Access Date | 2024, May 19 |
Type | RPQ |
Number of Pages | 23 |
Number of Files | 49 |
Size | 1868 KiB |
|
2. Context | |
Author | Magalhães, Renato Oliveira de |
Resume Identifier | 8JMKD3MGP5W/3C9JJ5H |
Group | DEA-INPE-MCT-BR |
Institution | Instituto Nacional de Pesquisas Espaciais |
City | São José dos Campos |
History (UTC) | 2018-06-05 01:20:28 :: administrator -> :: 2003 |
|
3. Content and structure | |
Is the master or a copy? | is the master |
Content Stage | completed |
Transferable | 1 |
Keywords | switching power supply buck feedback |
Abstract | O objetivo deste trabalho é o projeto de um compensador para um conversor tipo "buck" no modo de controle por tensão com eficiência maior que 70% tendo como entrada a tensão desregulada de 20V a 40V e saída, tensão regulada a 5V, corrente de saída entre 2A e 10A. O "ripple" na tensão de saída deve ser menor que 100mV pico a pico. Este documento também inclui o projeto completo do conversor DC/DC junto com a teoria, cálculos dos valores dos componentes e resultados de teste. ABSTRACT: The objective of this work is to design a compensation network for a buck converter in voltage mode control with efficiency higher than 70%, to convert the unregulated voltage of 20V to 40V into a well regulated output voltage of 5V, supplying an output current in the range of 2A to 10A. The output voltage ripple should be lower than 100mV peak-topeak. This document also includes the complete DC/DC converter design along with a theory description, components evaluation and test results. |
Area | ETES |
Arrangement | urlib.net > BDMCI > Fonds > Produção anterior à 2021 > DIDEA > Compensation design for... |
doc Directory Content | access |
source Directory Content | there are no files |
agreement Directory Content | there are no files |
|
4. Conditions of access and use | |
data URL | http://urlib.net/ibi/sid.inpe.br/jeferson/2003/11.19.16.19 |
zipped data URL | http://urlib.net/zip/sid.inpe.br/jeferson/2003/11.19.16.19 |
Language | en |
Target File | paginadeacesso.html |
User Group | administrator |
Visibility | shown |
Copy Holder | SID/SCD |
Read Permission | allow from all |
|
5. Allied materials | |
Next Higher Units | 8JMKD3MGPCW/3F6GF6B |
Citing Item List | sid.inpe.br/bibdigital/2013/11.04.22.00 1 |
Dissemination | NTRSNASA, BNDEPOSITOLEGAL. |
Host Collection | sid.inpe.br/banon/2003/08.15.17.40 |
|
6. Notes | |
Empty Fields | affiliation archivingpolicy archivist callnumber contenttype copyright creatorhistory date descriptionlevel documentstage doi e-mailaddress edition electronicmailaddress format identifier isbn issn label lineage mark mirrorrepository nextedition notes orcid parameterlist parentrepositories previousedition previouslowerunit progress readergroup recipient rightsholder schedulinginformation secondarykey secondarymark secondarytype session shorttitle sponsor subject tertiarymark tertiarytype translator url versiontype |
|